Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits

Claude Thibeault, Yvon Savaria, Jean-Louis Houle

Technical Report (1990)

Access this document
Restricted access
Limited to the Polytechnique Montréal community
Published Version
Text Text • 923kB •

Abstract

Yield modeling -- Yield modeling with EEs assumed statistically independent -- Equivalence between the inclusion/exclusion and the combinatorial approaches -- Equivalence between the inclusion/exclusion principle and modeling assuming independence.

Report number:
EPM-RT-90-11
OAI:
oai:publications.polymtl.ca:9642
ORCID
Date Deposited:
22 Nov 2021 16:36
Last Modified:
14 Oct 2026 10:53
Cite in APA 7:
Thibeault, C., Savaria, Y., & Houle, J.-L. (1990). Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits. (Technical Report n° EPM-RT-90-11). https://publications.polymtl.ca/9642/

Statistics

Total downloads

Downloads per month in the last year

Origin of downloads

Repository Staff Only

View Item
View Item