<  Back to the Polytechnique Montréal portal

Design Principles for Packet Deparsers on FPGAs

Thomas Luinaud, Jeferson Santiago da Silva, Pierre Langlois and Yvon Savaria

Conference or Workshop Item - Paper (2021)

[img]
Preview
Accepted Version
Terms of Use: All rights reserved.
Download (624kB)
Cite this document: Luinaud, T., Santiago da Silva, J., Langlois, P. & Savaria, Y. (2021, February). Design Principles for Packet Deparsers on FPGAs. Paper presented at ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2021) (7 pages). doi:10.1145/3431920.3439303
Show abstract Hide abstract

Abstract

The P4 language has drastically changed the networking field as it allows to quickly describe and implement new networking applications. Although a large variety of applications can be described with the P4 language, current programmable switch architectures impose significant constraints on P4 programs. To address this shortcoming, FPGAs have been explored as potential targets for P4 applications. P4 applications are described using three abstractions: a packet parser, match-action tables, and a packet deparser, which reassembles the output packet with the result of the match-action tables. While implementations of packet parsers and match-action tables on FPGAs have been widely covered in the literature, no general design principles have been presented for the packet deparser. Indeed, implementing a high-speed and efficient deparser on FPGAs remains an open issue because it requires a large amount of interconnections and the architecture must be tailored to a P4 program. As a result, in several works where a P4 application is implemented on FPGAs, the deparser consumes a significant proportion of chip resources. Hence, in this paper, we address this issue by presenting design principles for efficient and high-speed deparsers on FPGAs. As an artifact, we introduce a tool that generates an efficient vendor-agnostic deparser architecture from a P4 program.Our design has been validated and simulated with a cocotb-based framework.The resulting architecture is implemented on Xilinx Ultrascale+ FPGAs and supports a throughput of more than 200 Gbps while reducing resource usage by almost 10x compared to other solutions.

Open Access document in PolyPublie
Department: Département de génie électrique
Département de génie informatique et génie logiciel
Research Center: Non applicable
Funders: CRSNG/NSERC, Kaloom, Intel, Noviflow, Prompt
Date Deposited: 07 Apr 2021 11:45
Last Modified: 08 Apr 2021 01:20
PolyPublie URL: https://publications.polymtl.ca/5618/
Document issued by the official publisher
Conference Title: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2021)
Conference Date(s): 2021-02-28 - 2021-03-02
Official URL: https://doi.org/10.1145/3431920.3439303

Statistics

Total downloads

Downloads per month in the last year

Origin of downloads

Dimensions

Repository Staff Only