<  Retour au portail Polytechnique Montréal

A high-speed, scalable, and programmable traffic manager architecture for flow-based networking

Imad Benacer, François-Raymond Boyer et Yvon Savaria

Article de revue (2019)

Document en libre accès dans PolyPublie et chez l'éditeur officiel
[img]
Affichage préliminaire
Libre accès au plein texte de ce document
Version officielle de l'éditeur
Conditions d'utilisation: Creative Commons: Attribution (CC BY)
Télécharger (1MB)
Afficher le résumé
Cacher le résumé

Abstract

In this paper, we present a programmable and scalable traffic manager (TM) architecture, targeting requirements of high-speed networking devices, especially in the software-defined networking context. This TM is intended to ease the deployability of new architectures through field-programmable gate array (FPGA) platforms and to make the data plane programmable and scalable. Flow-based networking allows treating traffic in terms of flows rather than as a simple aggregation of individual packets, which simplifies scheduling and bandwidth allocation for each flow. Programmability brings agility, flexibility, and rapid adaptation to changes, allowing to meet network requirements in real-time. Traffic management with fast queuing and reduced latency plays an important role to support the upcoming 5G cellular communication technology. The proposed TM architecture is coded in C++ and is synthesized with the Vivado High-Level Synthesis tool. This TM is capable of supporting links operating beyond 40 Gb/s, on the ZC706 board and XCVU440-FLGB2377-3-E FPGA device from Xilinx, while achieving 80 Gb/s and 100 Gb/s throughput, respectively. The resulting placed and routed design was tested on the ZC706 board with its embedded ARM processor controlling table updates.

Mots clés

traffic manager (TM); flow-based networking; data plane; high-level synthesis (HLS); field-programmable gate array (FPGA); 5G

Sujet(s): 2500 Génie électrique et électronique > 2500 Génie électrique et électronique
2700 Technologie de l'information > 2700 Technologie de l'information
Département: Département de génie électrique
Département de génie informatique et génie logiciel
Centre de recherche: GR2M - Groupe de recherche en microélectronique et microsystèmes
ResMIQ - Regroupement stratégique en microsystèmes du Québec
Organismes subventionnaires: CRSNG/NSERC, Prompt Québec, Ericsson Research Canada, Mitacs, Kaloom
URL de PolyPublie: https://publications.polymtl.ca/4781/
Titre de la revue: IEEE Access (vol. 7)
Maison d'édition: IEEE
DOI: 10.1109/access.2018.2886230
URL officielle: https://doi.org/10.1109/access.2018.2886230
Date du dépôt: 08 avr. 2021 10:23
Dernière modification: 19 oct. 2023 18:27
Citer en APA 7: Benacer, I., Boyer, F.-R., & Savaria, Y. (2019). A high-speed, scalable, and programmable traffic manager architecture for flow-based networking. IEEE Access, 7, 2231-2243. https://doi.org/10.1109/access.2018.2886230

Statistiques

Total des téléchargements à partir de PolyPublie

Téléchargements par année

Provenance des téléchargements

Dimensions

Actions réservées au personnel

Afficher document Afficher document