<  Back to the Polytechnique Montréal portal

HPQ: a high capacity hybrid priority queue architecture for high-speed network switches

Imad Benacer, François-Raymond Boyer and Yvon Savaria

Paper (2018)

An external link is available for this item
Department: Department of Computer Engineering and Software Engineering
Department of Electrical Engineering
Research Center: GR2M - Microelectronics and Microsystems Research Group
PolyPublie URL: https://publications.polymtl.ca/42429/
Conference Title: 16th IEEE International New Circuits and Systems Conference (NEWCAS 2018)
Conference Location: Montréal, Québec
Conference Date(s): 2018-06-24 - 2018-06-27
Publisher: IEEE
DOI: 10.1109/newcas.2018.8585434
Official URL: https://doi.org/10.1109/newcas.2018.8585434
Date Deposited: 18 Apr 2023 15:02
Last Modified: 05 Apr 2024 11:39
Cite in APA 7: Benacer, I., Boyer, F.-R., & Savaria, Y. (2018, June). HPQ: a high capacity hybrid priority queue architecture for high-speed network switches [Paper]. 16th IEEE International New Circuits and Systems Conference (NEWCAS 2018), Montréal, Québec. https://doi.org/10.1109/newcas.2018.8585434

Statistics

Dimensions

Repository Staff Only

View Item View Item