A novel phase-locked loop (PLL) architecture without an analog loop filter for better integration in ultra-deep submicron SoCs

B. Pontikakis, H. T. Bui, François-Raymond Boyer and Yvon Savaria

Paper (2008)

An external link is available for this item

Department:	Department of Computer Engineering and Software Engineering Department of Electrical Engineering
PolyPublie URL:	https://publications.polymtl.ca/20334/
Conference Title:	Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2008)
Conference Date(s):	2008-06-22 - 2008-06-25
Publisher:	IEEE
DOI:	10.1109/newcas.2008.4606396
Official URL:	https://doi.org/10.1109/newcas.2008.4606396
Date Deposited:	18 Apr 2023 15:16
Last Modified:	25 Sep 2024 15:58

Cite in APA 7:	Pontikakis, B., Bui, H. T., Boyer, F.-R., & Savaria, Y. (2008, June). A novel phase-locked loop (PLL) architecture without an analog loop filter for better integration in ultra-deep submicron SoCs [Paper]. Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2008). https://doi.org/10.1109/newcas.2008.4606396
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only