<  Retour au portail Polytechnique Montréal

Documents dont l'auteur est "Cerny, Eduard"

Monter d'un niveau
Pour citer ou exporter [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Grouper par: Auteurs ou autrices | Date de publication | Sous-type de document | Aucun groupement
Aller à : A | B | C | K | M
Nombre de documents: 8

A

Abderrahman, A., Cerny, E., & Kamińska, B. (1999). Worst Case Tolerance Analysis and Clp-Based Multifrequency Test Generation for Analog Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(3), 332-345. Lien externe

Abderrahman, A., Cerny, E., & Kamińska, B. (avril 1997). CLP-based multifrequency test generation for analog circuits [Communication écrite]. 1997 15th VLSI Test Symposium, Monterey, CA, USA. Lien externe

Abderrahman, A., Cerny, E., & Kamińska, B. (1996). Optimization-based multifrequency test generation for analog circuits. Journal of Electronic Testing: Theory and Applications (JETTA), 9(1-2), 59-73. Lien externe

B

Boubezari, S., Cerny, E., Kamińska, B., & Nadeau-Dostie, B. (1999). Testability Analysis and Test-Point Insertion in Rtl Vhdl Specifications for Scan-Based Bist. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(9), 1327-1340. Lien externe

C

Cerny, E., Bois, G., Bourgault, M., Demers, L.-P., Fauvel, S., Jacques, P., Mailhot, P., & Roy, C. (1989). Integration of VLSI CAD tools based on cell-objects : the CHESHIRE system. Dans Zobrist, G. W. (édit.), Progress in computer-aided VLSI Design : tools (p. 235-272). Lien externe

Cerny, E., Aboulhamid, E. M., Bois, G., & Cloutier, J. (1988). Built-in self-test of a CMOS ALU. IEEE Design & Test of Computers, 5(4), 38-48. Lien externe

K

Kabbaj, A., Cerny, E., Dagenais, M., & Bouthillier, F. (février 1991). Design by similarity using transaction modeling and statistical techniques [Communication écrite]. European Conference on Design Automation (EDAC 1991), Amsterdam, Netherlands. Lien externe

M

Martineau, J.-L., Bois, G., & Cerny, E. (mars 1992). Automatic jog insertion for 2D mask compaction: a global optimization perspective [Communication écrite]. European Conference on Design Automation (EDAC 1992), Brussels, Belgium. Lien externe

Liste produite: Wed Apr 29 05:30:47 2026 EDT.