<  Retour au portail Polytechnique Montréal

Efficient realization of BCD multipliers using FPGAs

Shuli Gao, Dhamin Al-Khalili, J. M. Pierre Langlois et Noureddine Chabini

Article de revue (2017)

Document en libre accès dans PolyPublie et chez l'éditeur officiel
[img]
Affichage préliminaire
Libre accès au plein texte de ce document
Version officielle de l'éditeur
Conditions d'utilisation: Creative Commons: Attribution (CC BY)
Télécharger (537kB)
Afficher le résumé
Cacher le résumé

Abstract

In this paper, a novel BCD multiplier approach is proposed. The main highlight of the proposed architecture is the generation of the partial products and parallel binary operations based on 2-digit columns. 1 × 1-digit multipliers used for the partial product generation are implemented directly by 4-bit binary multipliers without any code conversion. The binary results of the 1 × 1-digit multiplications are organized according to their two-digit positions to generate the 2-digit column-based partial products. A binary-decimal compressor structure is developed and used for partial product reduction. These reduced partial products are added in optimized 6-LUT BCD adders. The parallel binary operations and the improved BCD addition result in improved performance and reduced resource usage. The proposed approach was implemented on Xilinx Virtex-5 and Virtex-6 FPGAs with emphasis on the critical path delay reduction. Pipelined BCD multipliers were implemented for 4 × 4, 8 × 8, and 16 × 16-digit multipliers. Our realizations achieve an increase in speed by up to 22% and a reduction of LUT count by up to 14% over previously reported results.

Sujet(s): 2700 Technologie de l'information > 2700 Technologie de l'information
Département: Département de génie informatique et génie logiciel
URL de PolyPublie: https://publications.polymtl.ca/4877/
Titre de la revue: International Journal of Reconfigurable Computing (vol. 2017)
Maison d'édition: Hindawi
DOI: 10.1155/2017/2410408
URL officielle: https://doi.org/10.1155/2017/2410408
Date du dépôt: 25 mars 2022 13:25
Dernière modification: 27 sept. 2024 11:32
Citer en APA 7: Gao, S., Al-Khalili, D., Langlois, J. M. P., & Chabini, N. (2017). Efficient realization of BCD multipliers using FPGAs. International Journal of Reconfigurable Computing, 2017, 1-12. https://doi.org/10.1155/2017/2410408

Statistiques

Total des téléchargements à partir de PolyPublie

Téléchargements par année

Provenance des téléchargements

Dimensions

Actions réservées au personnel

Afficher document Afficher document