A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue

Imad Benacer, François-Raymond Boyer and Yvon Savaria

Article (2018)

An external link is available for this item

Department:	Department of Computer Engineering and Software Engineering Department of Electrical Engineering
Research Center:	GR2M - Microelectronics and Microsystems Research Group
PolyPublie URL:	https://publications.polymtl.ca/41474/
Journal Title:	IEEE Transactions on Very Large Scale Integration (VLSI) Systems (vol. 26, no. 10)
Publisher:	IEEE
DOI:	10.1109/tvlsi.2018.2838044
Official URL:	https://doi.org/10.1109/tvlsi.2018.2838044
Date Deposited:	18 Apr 2023 15:02
Last Modified:	25 Sep 2024 16:27

Cite in APA 7:	Benacer, I., Boyer, F.-R., & Savaria, Y. (2018). A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(10), 1939-1952. https://doi.org/10.1109/tvlsi.2018.2838044
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Répertoire des publications (EndNote)Simple Metadata

Statistics

Repository Staff Only