Design of a low latency 40 Gb/s flow-based traffic manager using high-level synthesis

Imad Benacer, François-Raymond Boyer and Yvon Savaria

Paper (2018)

An external link is available for this item

Department:	Department of Computer Engineering and Software Engineering Department of Electrical Engineering
Research Center:	GR2M - Microelectronics and Microsystems Research Group
PolyPublie URL:	https://publications.polymtl.ca/39566/
Conference Title:	IEEE International Symposium on Circuits and Systems (ISCAS 2018)
Conference Location:	Florence, Italy
Conference Date(s):	2018-05-27 - 2018-05-30
Publisher:	IEEE
DOI:	10.1109/iscas.2018.8351332
Official URL:	https://doi.org/10.1109/iscas.2018.8351332
Date Deposited:	18 Apr 2023 15:02
Last Modified:	25 Sep 2024 16:24

Cite in APA 7:	Benacer, I., Boyer, F.-R., & Savaria, Y. (2018, May). Design of a low latency 40 Gb/s flow-based traffic manager using high-level synthesis [Paper]. IEEE International Symposium on Circuits and Systems (ISCAS 2018), Florence, Italy (5 pages). https://doi.org/10.1109/iscas.2018.8351332
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only