Documents publiés en "2010"

B

Bettayeb, B., Vialletelle, P., Bassetto, S., & Tollenaere, M. (novembre 2010). Operational risk evaluation and control plan design [Communication écrite]. 13th ARCSIS Technical & Scientific Meeting, Manufacturing Challenges in European Semiconductor Fabs, Rousset, France. Non disponible

Bettayeb, B., Vialletelle, P., Bassetto, S., & Tollenaere, M. (octobre 2010). Optimized design of control plans based on risk exposure and ressources capabilites [Communication écrite]. International Symposium on Semiconductor Manufacturing (ISSM 2010), Tokyo. Japan. Lien externe

S

Sahnoun, M. , Vialletelle, P., Bassetto, S., Tollenaere, M., & Bastoini, S. (novembre 2010). Historical wafer-at-risk construction in STMicroelectronics 300mm wafer fab in crollesoptimizing return on inspection through defectivity smart skipping [Communication écrite]. Manufacturing Challenges in European Semiconductor Fabs, Rousset, France. Non disponible

Sahnoun, M., Vialletelle, P., Bastoini, S., Bassetto, S., & Tollenaere, M. (octobre 2010). Optimized return on inspection through smart-sampling [Communication écrite]. International Symposium on Semiconductor Manufacturing (ISSM 2010), Tokyo, Japan. Lien externe