<  Retour au portail Polytechnique Montréal

Documents publiés en "2010"

Monter d'un niveau
Pour citer ou exporter [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Grouper par: Auteurs ou autrices | Département | Sous-type de document | Aucun groupement
Aller à : B | M | S
Nombre de documents: 8

B

Baud-Lavigne, B., Bassetto, S., & Penz, B. (2010). A broder view of control chart economic design. International Journal of Production Research, 48(19), 5843-5857. Lien externe

Bettayeb, B., Vialletelle, P., Bassetto, S., & Tollenaere, M. (novembre 2010). Operational risk evaluation and control plan design [Communication écrite]. 13th ARCSIS Technical & Scientific Meeting, Manufacturing Challenges in European Semiconductor Fabs, Rousset, France. Non disponible

Bettayeb, B., Vialletelle, P., Bassetto, S., & Tollenaere, M. (octobre 2010). Optimized design of control plans based on risk exposure and ressources capabilites [Communication écrite]. International Symposium on Semiconductor Manufacturing (ISSM 2010), Tokyo. Japan. Lien externe

M

Mili, A., Siadat, A., Bassetto, S., Hubac, S., & Tollenaere, M. (mars 2009). Unified process for action plan management: Case study in a research and production semiconductor factory [Communication écrite]. 3rd Annual IEEE Systems Systems Conference, Vancouver, British Columbia. Lien externe

Mili, A., Siadat, A., Bassetto, S., Hubac, S., & Tollenaere, M. (2010). Unified process for action plan management: Case study in a research and production semiconductor factory. IEEE Aerospace and Electronic Systems Magazine, 25(6), 4-8. Lien externe

S

Sahnoun, M. , Vialletelle, P., Bassetto, S., Tollenaere, M., & Bastoini, S. (novembre 2010). Historical wafer-at-risk construction in STMicroelectronics 300mm wafer fab in crollesoptimizing return on inspection through defectivity smart skipping [Communication écrite]. Manufacturing Challenges in European Semiconductor Fabs, Rousset, France. Non disponible

Sahnoun, M., Vialletelle, P., Bastoini, S., Bassetto, S., & Tollenaere, M. (octobre 2010). Optimized return on inspection through smart-sampling [Communication écrite]. International Symposium on Semiconductor Manufacturing (ISSM 2010), Tokyo, Japan. Lien externe

Shanoun, M. , Vialletelle, P., & Bassetto, S. (novembre 2010). A dynamic sampling algorithm [Communication écrite]. 13th ARCSIS Technical & Scientific Meeting, Manufacturing Challenges in European Semiconductor Fabs, Rousset, France. Non disponible

Liste produite: Sun May 5 02:25:40 2024 EDT.