<  Back to the Polytechnique Montréal portal

Items where Author is "Rayapati, Venkatapathi N."

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Jump to: R
Number of items: 5.

R

Rayapati, V. N., & Kaminska, B. (1996). Interconnect propagation delay modeling and validation for the 16-MB CMOS SRAM chip. IEEE Transactions on Components, Packaging, and Manufacturing Technology. Part B, Advanced Packaging, 19(3), 605-614. External link

Rayapati, V. N., & Kaminska, B. (1994). A dynamic reconfiguration scheme for mega bit static random access memories. Microelectronics and reliability, 34(1), 107-114. External link

Rayapati, V. N., & Kaminska, B. (1994, August). Mega bit BiCMOS SRAM chip package modelling and performance analysis [Paper]. IEEE International Workshop on Memory Technology, Design, and Testing, San Jose, Cal, USA. External link

Rayapati, V. N., & Kaminska, B. (1994, August). Mega bit CMOS SRAM chip failure analysis using external electrical testing and internal contactless laser beam testing [Paper]. IEEE International Workshop on Memory Technology, Design, and Testing, San Jose, Cal, USA. External link

Rayapati, V. N., & Kaminska, B. (1993, August). Dynamic reconfiguration schemes for mega bit BiCMOS SRAMs [Paper]. IEEE International Workshop on Memory Testing (MT 1993), San Jose, CA, United states. External link

List generated on: Thu Jul 18 09:12:12 2024 EDT