Venkatapathi N. Rayapati and Bozena Kaminska
Paper (1993)
An external link is available for this item
| Additional Information: | Nom historique du département: Département de génie électrique et de génie informatique |
|---|---|
| Department: |
Department of Electrical Engineering Department of Computer Engineering and Software Engineering |
| ISBN: | 0818641509 |
| PolyPublie URL: | https://publications.polymtl.ca/43088/ |
| Conference Title: | IEEE International Workshop on Memory Testing (MT 1993) |
| Conference Location: | San Jose, CA, United states |
| Conference Date(s): | 1993-08-09 - 1993-08-10 |
| Publisher: | IEEE |
| DOI: | 10.1109/mt.1993.263137 |
| Official URL: | https://doi.org/10.1109/mt.1993.263137 |
| Date Deposited: | 18 Apr 2023 15:26 |
| Last Modified: | 08 Apr 2025 07:07 |
| Cite in APA 7: | Rayapati, V. N., & Kaminska, B. (1993, August). Dynamic reconfiguration schemes for mega bit BiCMOS SRAMs [Paper]. IEEE International Workshop on Memory Testing (MT 1993), San Jose, CA, United states. https://doi.org/10.1109/mt.1993.263137 |
|---|---|
Statistics
Dimensions
Repository Staff Only
|
View Item |
