<  Back to the Polytechnique Montréal portal

Parallel hashing memories : an alternative to content addressable memories

Patrick Mahoney, Yvon Savaria, Guy Bois and Patrice Plante

Paper (2005)

An external link is available for this item
Additional Information: Nom historique du département: Département de génie informatique
Department: Department of Electrical Engineering
Department of Computer Engineering and Software Engineering
PolyPublie URL: https://publications.polymtl.ca/23901/
Conference Title: 3rd IEEE International Northeast Workshop on Circuits and Systems (NEWCAS 2005)
Conference Location: Québec, QC, Canada
Conference Date(s): 2005-06-19 - 2005-06-22
Publisher: IEEE
DOI: 10.1109/newcas.2005.1496691
Official URL: https://doi.org/10.1109/newcas.2005.1496691
Date Deposited: 18 Apr 2023 15:18
Last Modified: 25 Sep 2024 16:03
Cite in APA 7: Mahoney, P., Savaria, Y., Bois, G., & Plante, P. (2005, June). Parallel hashing memories : an alternative to content addressable memories [Paper]. 3rd IEEE International Northeast Workshop on Circuits and Systems (NEWCAS 2005), Québec, QC, Canada. https://doi.org/10.1109/newcas.2005.1496691

Statistics

Dimensions

Repository Staff Only

View Item View Item