Monter d'un niveau |
Abdelsalam, A. M., Elsheikh, A., David, J. P., & Langlois, J. M. P. (octobre 2018). POLYBiNN: A Scalable and Efficient Combinatorial Inference Engine for Neural Networks on FPGA [Communication écrite]. Conference on Design and Architectures for Signal and Image Processing (DASIP 2018), Porto, Portugal. Lien externe
Boyogueno Bidias, S. P., David, J. P., Savaria, Y., & Plamondon, R. (mai 2018). On the use of Interval Arithmetic to Bound Delta- Lognormal Rapid Human Movements Models [Communication écrite]. International Conference on Pattern Recognition and Artificial Intelligence (ICPRAI 2018), Montréal, Québec. Non disponible
Chidambaram, S., Riviello, A., Langlois, J. M. P., & David, J. P. (octobre 2018). Accelerating the Inference Phase in Ternary Convolutional Neural Networks Using Configurable Processors [Communication écrite]. Conference on Design and Architectures for Signal and Image Processing (DASIP 2018), Porto, Portugal. Lien externe
Daigneault, M.-A., & David, J. P. (2018). Automated synthesis of streaming transfer level hardware designs. ACM Transactions on Reconfigurable Technology and Systems, 11(2), 1-22. Lien externe
Gemieux, M., Li, M., Savaria, Y., David, J. P., & Zhu, G. (2018). A Hybrid Architecture with Low Latency Interfaces Enabling Dynamic Cache Management. IEEE Access, 6, 62826-62839. Lien externe
Montano, F., Ould-Bachir, T., & David, J. P. (2018). An evaluation of a high-level synthesis approach to the FPGA-based submicrosecond real-time simulation of power converters. IEEE Transactions on Industrial Electronics, 65(1), 636-644. Lien externe
Perdigon Romero, F., David, J. P., & Cohen-Adad, J. (août 2018). Vertebral labeling on MRI using deep learning techniques [Résumé]. NeuroInformatics 2018, Montréal, Qc, Canada. Lien externe
Sanchez Correa, R., & David, J. P. (2018). Ultra-low latency communication channels for FPGA-based HPC cluster. Integration, 63, 41-55. Lien externe
Abdelsalam, A. M., Elsheikh, A., David, J. P., & Langlois, J. M. P. (octobre 2018). POLYBiNN: A Scalable and Efficient Combinatorial Inference Engine for Neural Networks on FPGA [Communication écrite]. Conference on Design and Architectures for Signal and Image Processing (DASIP 2018), Porto, Portugal. Lien externe
Chidambaram, S., Riviello, A., Langlois, J. M. P., & David, J. P. (octobre 2018). Accelerating the Inference Phase in Ternary Convolutional Neural Networks Using Configurable Processors [Communication écrite]. Conference on Design and Architectures for Signal and Image Processing (DASIP 2018), Porto, Portugal. Lien externe
Montano, F., Ould-Bachir, T., & David, J. P. (2018). An evaluation of a high-level synthesis approach to the FPGA-based submicrosecond real-time simulation of power converters. IEEE Transactions on Industrial Electronics, 65(1), 636-644. Lien externe