Ultra-low latency communication channels for FPGA-based HPC cluster

Roberto Sanchez Correa and Jean Pierre David

Article (2018)

An external link is available for this item

Department:	Department of Electrical Engineering
PolyPublie URL:	https://publications.polymtl.ca/40742/
Journal Title:	Integration (vol. 63)
Publisher:	Elsevier
DOI:	10.1016/j.vlsi.2018.05.005
Official URL:	https://doi.org/10.1016/j.vlsi.2018.05.005
Date Deposited:	18 Apr 2023 15:03
Last Modified:	25 Sep 2024 16:26

Cite in APA 7:	Sanchez Correa, R., & David, J. P. (2018). Ultra-low latency communication channels for FPGA-based HPC cluster. Integration, 63, 41-55. https://doi.org/10.1016/j.vlsi.2018.05.005
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only