<  Back to the Polytechnique Montréal portal

Items where Author is "Patenaude, Serge"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Jump to: A | M | P
Number of items: 3.

A

Antaki, B., Patenaude, S., Trognon, L., & Savaria, Y. (1997, June). Study on split-output TSPC CMOS circuits [Paper]. IEEE International Symposium on Circuits and Systems (ISCAS 1997), Hong Kong, Hong Kong. External link

M

Monté-Genest, G., Antaki, B., Patenaude, S., Savaria, Y., Thibeault, C., & Trouborst, P. (2001, April). Tools for the characterization of bipolar CML testability [Paper]. 19th IEEE VLSI Test Symposium (VTS 2001), Marina Del Rey, CA, USA. External link

P

Patenaude, S. (1998). Modélisation de pannes dans les circuits logiques bipolaires en mode courant et méthodes de test adaptées [Master's thesis, École Polytechnique de Montréal]. Unavailable

List generated on: Tue Dec 10 10:01:27 2024 EST