<  Back to the Polytechnique Montréal portal

Items where Author is "Dupuis, Théo"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Jump to: A | D | E | H
Number of items: 5.

A

Askari Hemmat, M., Dupuis, T., Fournier, Y., El Zarif, N., Cavalcante, M., Perotti, M., Gurkaynak, F., Benini, L., Leduc-Primeau, F., Savaria, Y., & David, J. P. Quark: an integer RISC-V vector processor for sub-byte quantized DNN inference [Paper]. 2023 IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, CA, USA (5 pages). External link

D

Dupuis, T. (2023). Implémentation efficiente de produits de convolution sur des opérandes représentés sur moins de 8 bits [Master's thesis, Polytechnique Montréal]. Available

Dupuis, T., Fournier, Y., Askari Hemmat, M., El Zarif, N., Leduc-Primeau, F., David, J. P., & Savaria, Y. (2023, June). Sparq: A Custom RISC-V Vector Processor for Efficient Sub-Byte Quantized Inference [Paper]. 21st IEEE Interregional NEWCAS Conference (NEWCAS 2023), Edinburgh, United Kingdom (5 pages). External link

E

El Zarif, N., Askari Hemmat, M., Dupuis, T., David, J. P., & Savaria, Y. (2024). Polara-Keras2c: Supporting Vectorized AI Models on RISC-V Edge Devices. IEEE Access, 12, 171836-171852. Available

H

Humblet, E., Dupuis, T., Fournier, Y., Askari Hemmat, M., Leduc-Primeau, F., David, J. P., & Savaria, Y. (2024, August). MSPARQ: A RISC-V Vector Processor Array Optimized for Low-Resolution Neural Networks [Paper]. IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS 2024), Springfield, MA, USA. External link

List generated on: Fri Jul 17 11:42:18 2026 EDT