 | Up a level |
Collaboration networkThis graph maps the connections between all the collaborators of {}'s publications listed on this page.
Each link represents a collaboration on the same publication. The thickness of the link represents the number of collaborations.
Use the mouse wheel or scroll gestures to zoom into the graph.
You can click on the nodes and links to highlight them and move the nodes by dragging them.
Hold down the "Ctrl" key or the "⌘" key while clicking on the nodes to open the list of this person's publications.
Word cloudA word cloud is a visual representation of the most frequently used words in a text or a set of texts. The words appear in different sizes, with the size of each word being proportional to its frequency of occurrence in the text. The more frequently a word is used, the larger it appears in the word cloud. This technique allows for a quick visualization of the most important themes and concepts in a text.
In the context of this page, the word cloud was generated from the publications of the author {}. The words in this cloud come from the titles, abstracts, and keywords of the author's articles and research papers. By analyzing this word cloud, you can get an overview of the most recurring and significant topics and research areas in the author's work.
The word cloud is a useful tool for identifying trends and main themes in a corpus of texts, thus facilitating the understanding and analysis of content in a visual and intuitive way.
Abbasmollaei, M. (2025). FPGA-Friendly Programmable Data Plane: A Transition from P4 Semantics to Pipeline Implementations via High-Level Synthesis Approaches [Ph.D. thesis, Polytechnique Montréal]. Available
Abbasmollaei, M., Ould-Bachir, T., & Savaria, Y. (2025). A Stateful Extension to P4THLS for Advanced Telemetry and Flow Control. Future Internet, 17(11), 530 (21 pages). External link
Abbasmollaei, M., Ould-Bachir, T., & Savaria, Y. (2025). HLSCAM: Fine-tuned HLS-based content addressable memory implementation for packet processing on FPGA. Electronics, 14(9), 1765 (22 pages). Available
Abbasmollaei, M., Ould-Bachir, T., & Savaria, Y. (2025). P4THLS: A Templated HLS Framework to Automate Efficient Mapping of P4 Data-Plane Applications to FPGAs. IEEE Access. External link
Abbasmollaei, M., Ould-Bachir, T., & Savaria, Y. (2024, May). Normal and Resilient Mode FPGA-based Access Gateway Function Through P4-generated RTL [Paper]. 2024 20th International Conference on the Design of Reliable Communication Networks (DRCN 2024), Montreal, Qc, Canada. External link
