P4THLS: A Templated HLS Framework to Automate Efficient Mapping of P4 Data-Plane Applications to FPGAs

Mostafa Abbasmollaei, Tarek Ould-Bachir and Yvon Savaria

Article (2025)

Open Acess document at official publisher

An external link is available for this item

Department:	Department of Electrical Engineering Department of Computer Engineering and Software Engineering
PolyPublie URL:	https://publications.polymtl.ca/68676/
Journal Title:	IEEE Access
Publisher:	Institute of Electrical and Electronics Engineers
DOI:	10.1109/access.2025.3610893
Official URL:	https://doi.org/10.1109/access.2025.3610893
Date Deposited:	18 Sep 2025 16:17
Last Modified:	18 Sep 2025 16:17

Cite in APA 7:	Abbasmollaei, M., Ould-Bachir, T., & Savaria, Y. (2025). P4THLS: A Templated HLS Framework to Automate Efficient Mapping of P4 Data-Plane Applications to FPGAs. IEEE Access. https://doi.org/10.1109/access.2025.3610893
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only