Marcel Siadjine Njinowa, Hung Tien Bui and François-Raymond Boyer
Paper (2010)
An external link is available for this item
| Department: | Department of Computer Engineering and Software Engineering |
|---|---|
| Research Center: | GR2M - Microelectronics and Microsystems Research Group |
| PolyPublie URL: | https://publications.polymtl.ca/17818/ |
| Conference Title: | IEEE International Symposium on Circuits and Systems. ISCAS 2010 |
| Conference Location: | Paris, France |
| Conference Date(s): | 2010-05-30 - 2010-06-02 |
| Publisher: | Institute of Electrical and Electronics Engineers |
| DOI: | 10.1109/iscas.2010.5537254 |
| Official URL: | https://doi.org/10.1109/iscas.2010.5537254 |
| Date Deposited: | 18 Apr 2023 15:13 |
| Last Modified: | 08 Apr 2025 01:45 |
| Cite in APA 7: | Njinowa, M. S., Bui, H. T., & Boyer, F.-R. (2010, May). Peak-to-peak jitter reduction technique for the Free-Running Period Synthesizer (FRPS) [Paper]. IEEE International Symposium on Circuits and Systems. ISCAS 2010, Paris, France. https://doi.org/10.1109/iscas.2010.5537254 |
|---|---|
Statistics
Dimensions
Repository Staff Only
|
View Item |
