Ali, S. M., Raut, R., & Sawan, M. (2005, July). A power efficient decoder for 2GHz, 6-bit CMOS Flash-ADC architecture [Paper]. 5th International Workshop on System on Chip for Real-Time Applications (IWSOC 2005). External link
