Monter d'un niveau |
Njinowa, M. S., Bui, H. T., & Boyer, F.-R. (mai 2010). Peak-to-peak jitter reduction technique for the Free-Running Period Synthesizer (FRPS) [Communication écrite]. IEEE International Symposium on Circuits and Systems. ISCAS 2010, Paris, France. Lien externe
Njinowa, M. S., Bui, H. T., & Boyer, F.-R. (juin 2009). Design and optimization of a low complexity all-digital digital-to-analog converter [Communication écrite]. Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2009), Toulouse, France. Lien externe