<  Retour au portail Polytechnique Montréal

Documents dont l'auteur est "Gheorghe, Luiza"

Monter d'un niveau
Pour citer ou exporter [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Grouper par: Auteurs ou autrices | Date de publication | Sous-type de document | Aucun groupement
Aller à : 2024 | 2016 | 2015 | 2012 | 2010 | 2009 | 2008 | 2007 | 2006 | 2005
Nombre de documents: 14

2024

Gheorghe, L., Nicolescu, G., & O'Connor, I. (octobre 2009). Modeling and Formal Verification of a Passive Optical Network on Chip Behavior [Communication écrite]. 3rd International Workshop on Multi-Paradigm Modeling (MPM 2009), Denver, CO, USA (11 pages). Publié dans Electronic Communications of the EASST, 21. Lien externe

2016

Gheorghe, L., Nicolescu, G., & O'Connor, I. (2016). Formalization for formal verification of an optical network-on-chip using DEVS. Dans Wainer, G., & Mosterman, P. J. (édit.), Discrete-Event Modeling and Simulation: Theory and Applications (p. 293-306). Lien externe

2015

Gheorghe, L., Boucheneb, H., & Nicolescu, G. (2015). A generic conceptual framework based on formal representation for the design of continuous/discrete co-simulation tools. Design Automation for Embedded Systems, 19(3), 243-275. Lien externe

2012

Girodias, B., Gheorghe, L., Bouchebaba, Y., Nicolescu, G., Abouhamid, E. M., Langevin, M., & Paulin, P. (2012). Integrating memory optimization with mapping algorithms for multi-processors system-on-chip. Transactions on Embedded Computing Systems, 11(3), 1-26. Lien externe

Fourmigue, A., Girodias, B., Gheorghe, L., Nicolescu, G., & Aboulhamid, E. M. (2012). Wireless design platform combining simulation and testbed environments. Dans Design technology for heterogeneous embedded systems (p. 137-156). Lien externe

2010

Girodias, B., Gheorghe, L., Bouchebaba, Y., Nicolescu, G., Aboulhamid, E. M., Langevin, M., & Paulin, P. (juin 2010). Combining memory optimization with mapping of multimedia applications for multi-processors system-on-chip [Communication écrite]. 21st IEEE International Symposium on Rapid System Prototyping (RSP 2010), Fairfax, VA, USA. Lien externe

2009

Gheorghe, L. (2009). Continuous/Discrete Co-Simulation Interfaces from Formalization to Implementation [Thèse de doctorat, École Polytechnique de Montréal]. Disponible

2008

Gheorghe, L., Bouchhima, F., Nicolescu, G., & Boucheneb, H. (mars 2008). Semantics for model-based validation of continuous/discrete systems [Communication écrite]. Design, Automation and Test in Europe Conference and Exhibition (DATE 2008), Munich, Germany. Lien externe

Gheorghe, L., Nicolescu, G., & Boucheneb, H. (septembre 2008). Semantics for Rollback-Based Continuous/Discrete Simulation [Communication écrite]. International Behavioral Modeling and Simulation Workshop (BMAS 2008), San Jose, CA, USA. Lien externe

Bensoudane, E., Tonietto, D., Gheorghe, L., & Nicolescu, G. (juin 2008). System-level design of continuous/discrete-time heterogeneous systems applied to high-speed serial link [Communication écrite]. Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2008). Lien externe

2007

Gheorghe, L., Bouchhima, F., Nicolescu, G., & Abid, M. (2007). Anatomy of a continuous/discrete system execution model for timed execution of heterogeneous systems. Dans Global Specification and Validation of Embedded Systems: Integrating Heterogeneous Components (p. 75-108). Lien externe

2006

Nicolescu, G., Bouchhima, F., & Gheorghe, L. (juin 2006). CODIS - a framework for continuous/discrete systems co-simulation [Communication écrite]. 2nd IFAC Conference on Analysis and Design of Hybrid Systems (ADHS 2006), Alghero, Italy. Publié dans IFAC Proceedings Volumes, 39(5). Lien externe

Gheorghe, L., Bouchhima, F., Nicolescu, G., & Boucheneb, H. (juin 2006). Formal definitions of simulation interfaces in a continuous/discrete co-simulation tool [Communication écrite]. 17th IEEE International Workshop on Rapid System Prototyping, Chania, Crete, Greece. Lien externe

2005

Gheorghe, L., & Nicolescu, G. (juillet 2005). Mp Socs Including Optical Interconnect. Technological Progresses and Challenges for CAD Tools Design [Communication écrite]. 5th International Workshop on System on Chip for Real-Time Applications (IWSOC 2005), Banff, Alberta, Canada. Lien externe

Liste produite: Sat Apr 18 04:36:46 2026 EDT.