 | Monter d'un niveau |
Gao, S., Al-Khalili, D., Chabini, N., & Langlois, J. M. P. (2012). Asymmetric large size multipliers with optimised FPGA resource utilisation. IET Computers and Digital Techniques, 6(6), 372-83. Lien externe
Gao, S., Chabini, N., Al-Khalili, D., & Langlois, J. M. P. (2007). Optimised Realisations of Large Integer Multipliers and Squarers Using Embedded Blocks. IET Computers and Digital Techniques, 1(1), 9-16. Lien externe
Chabini, N., Aboulhamid, E. M., Chabini, I., & Savaria, Y. (2005). Scheduling and Optimal Register Placement for Synchronous Circuits Derived Using Software Pipelining Techniques. ACM Transactions on Design Automation of Electronic Systems, 10(2), 187-204. Lien externe
Gao, S., Chabini, N., Al-Khalili, D., & Langlois, J. M. P. (juillet 2007). FPGA-based efficient design approach for large-size two's complement squarers [Communication écrite]. IEEE International Conference on Application-specific Systems, Architectures and Processors, Montréal, Québec. Lien externe
Gao, S., Chabini, N., Al-Khalili, D., & Langlois, J. M. P. (septembre 2006). Efficient FPGA-based realization of complex squarer and complex conjugate using embedded mulitpliers [Communication écrite]. IEEE International SOC Conference (SOCC 2006). Lien externe
Gao, S., Chabini, N., Al-Khalili, D., & Langlois, J. M. P. (juin 2006). Efficient realization of large integers multipliers and squarers [Communication écrite]. 4th IEEE International Northeast Workshop on Circuits and Systems (NEWCAS 2006), Gatineau, Que., Canada. Lien externe
Gao, S., Chabini, N., Al-Khalili, D., & Langlois, J. M. P. (mars 2006). An optimized design approach for squaring large integers using embedded hardwired multipliers [Communication écrite]. ACS/IEEE International Conference on Computer Systems and Applications. Lien externe
Chabini, N., Aboulhamid, E. M., Chabini, I., & Savaria, Y. Minimizing the Number of Phases in Clocked Digital Designs Derived Using Modulo Scheduling Techniques [Communication écrite]. Icm 2002: 14th International Conference on Microelectronics. Lien externe
Chabini, N., Aboulhamid, M., & Savaria, Y. (janvier 2001). Determining schedules for reducing power consuption using mulyiple supply voltages [Communication écrite]. International Conference on Computer Design (ICCD 2001), Austin, Texas. Lien externe
Chabini, N., Aboulhamid, M., & Savaria, Y. (janvier 2001). Efficient methods for reducing register and phase requirements for synchronous circuits derived using software pipeling techniques [Communication écrite]. European Conference on Circuit Theory and Design, Espoo, Finland. Non disponible
Chabini, N., Aboulhamid, E. M., & Savaria, Y. (janvier 2001). Fast method for determining an efficient bound on the optimal solution of the cost-to-time ratio problem [Communication écrite]. 5th World Multiconference on Systemics, Cybernetics and Informatics (SCI 2001) and 7th International Conference in Information Systems Analysis and Synthesis (ISAS 2001), Orlando, Floride. Non disponible
Chabini, N., & Savaria, Y. (janvier 2001). Methods for optimizating register placement in synchronous circuits derived using software pipelining techniques [Communication écrite]. 14th International Symposium on System Synthesis (ISSS 2001), Montréal, Québec. Lien externe
Chabini, N., Aboulhamid, E. M., & Savaria, Y. (janvier 2001). Minimizing registe requirements for synchronous circuits derived using software pipelining techniques [Communication écrite]. 13th International Conference on Microelectronics (ICM 2001), Rabat, Maroc. Lien externe
Chabini, N., Aboulhamid, E. M., & Savaria, Y. (avril 2001). Reducing register and phase requirements for synchronous circuits derived using software pipelining techniques [Communication écrite]. IEEE Computer Society Workshop on VLSI (WVLSI 2001), Orlando, FL, United states. Lien externe
Chabini, N., Bennour, I. E., Aboulhamid, E. M., & Savaria, Y. (janvier 1998). Static method for system performance estimation [Communication écrite]. 10th International Conference on Microelectronics. Lien externe
