 | Monter d'un niveau |
Zarrabi, H., Al-Khalili, A. J., & Savaria, Y. (2015). Design intelligence for interconnection realization in power-managed SoCs. Dans Computational Intelligence in Digital and Network Designs and Applications (69-96). Lien externe
Zarrabi, H., Al-Khalili, A. J., & Savaria, Y. (décembre 2011). Activity management in battery-powered embedded systems: A case study of ZigBee® WSN [Communication écrite]. 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2011), Beirut, Lebanon. Lien externe
Zarrabi, H., Al-Khalili, A. J., & Savaria, Y. (mai 2010). An interconnect-aware Dynamic Voltage Scaling scheme for DSM VLSI [Communication écrite]. IEEE International Symposium on Circuits and Systems (ISCAS 2010), Paris, France. Lien externe
Zarreabi, H., Al-Khalili, A. J., & Savaria, Y. (décembre 2009). Estimation of energy performance in computing platforms [Communication écrite]. 16th IEEE International Conference on Electronics, Circuits and Systems, Yasmine Hammamet, Tunisia. Lien externe
Zarrabi, H., Al-Khalili, A. J., & Savaria, Y. (mai 2009). An interconnect-aware delay model for dynamic voltage scaling in nm technologies [Communication écrite]. 19th ACM Great Lakes Symposium on VLSI, Boston, MA, United states. Lien externe
Zarrabi, H., Zilic, Z., Al-Khalili, A. J., & Savaria, Y. (août 2007). A methodology for parallel synthesis of zero skew differential clock distribution networks [Communication écrite]. IEEE Northeast Workshop on Circuits and Systems (NEWCAS 2007), Montreal, QC, Canada. Lien externe
