<  Back to the Polytechnique Montréal portal

An interconnect-aware Dynamic Voltage Scaling scheme for DSM VLSI

H. Zarrabi, A. J. Al-Khalili and Yvon Savaria

Paper (2010)

An external link is available for this item
Department: Department of Electrical Engineering
Research Center: GR2M - Microelectronics and Microsystems Research Group
PolyPublie URL: https://publications.polymtl.ca/17410/
Conference Title: IEEE International Symposium on Circuits and Systems (ISCAS 2010)
Conference Location: Paris, France
Conference Date(s): 2010-05-30 - 2010-06-02
Publisher: Institute of Electrical and Electronics Engineers
DOI: 10.1109/iscas.2010.5537106
Official URL: https://doi.org/10.1109/iscas.2010.5537106
Date Deposited: 18 Apr 2023 15:14
Last Modified: 05 Apr 2024 10:59
Cite in APA 7: Zarrabi, H., Al-Khalili, A. J., & Savaria, Y. (2010, May). An interconnect-aware Dynamic Voltage Scaling scheme for DSM VLSI [Paper]. IEEE International Symposium on Circuits and Systems (ISCAS 2010), Paris, France. https://doi.org/10.1109/iscas.2010.5537106

Statistics

Dimensions

Repository Staff Only

View Item View Item