<  Back to the Polytechnique Montréal portal

Triple Modular Redundancy verification via heuristic netlist analysis

Giovanni Beltrame

Article (2015)

[img]
Preview
Published Version
Terms of Use: Creative Commons Attribution.
Download (463kB)
Cite this document: Beltrame, G. (2015). Triple Modular Redundancy verification via heuristic netlist analysis. PeerJ Computer Science. doi:10.7717/peerj-cs.21
Show abstract Hide abstract

Abstract

Triple Modular Redundancy (TMR) is a common technique to protect memory elements for digital processing systems subject to radiation effects (such as in space, high-altitude, or near nuclear sources). This paper presents an approach to verify the correct implementation of TMR for the memory elements of a given netlist (i.e., a digital circuit specification) using heuristic analysis. The purpose is detecting any issues that might incur during the use of automatic tools for TMR insertion, optimization, place and route, etc. Our analysis does not require a testbench and can perform full, exhaustive coverage within less than an hour even for large designs. This is achieved by applying a divide et impera approach, splitting the circuit into smaller submodules without loss of generality, instead of applying formal verification to the whole netlist at once. The methodology has been applied to a production netlist of the LEON2-FT processor that had reported errors during radiation testing, successfully showing a number of unprotected memory elements, namely 351 flip-flops.

Uncontrolled Keywords

Single event effects, Triple Modular Redundancy, Verification

Open Access document in PolyPublie
Subjects: 2700 Technologie de l'information > 2700 Technologie de l'information
2700 Technologie de l'information > 2719 Architecture d'ordinateur et conception
Department: Département de génie informatique et génie logiciel
Research Center: Non applicable
Date Deposited: 17 Feb 2020 11:14
Last Modified: 18 Feb 2020 01:20
PolyPublie URL: https://publications.polymtl.ca/3617/
Document issued by the official publisher
Journal Title: PeerJ Computer Science
Publisher: PeerJ
Official URL: https://doi.org/10.7717/peerj-cs.21

Statistics

Total downloads

Downloads per month in the last year

Origin of downloads

Dimensions

Repository Staff Only