<  Retour au portail Polytechnique Montréal

Triple Modular Redundancy verification via heuristic netlist analysis

Giovanni Beltrame

Article de revue (2015)

Document en libre accès dans PolyPublie et chez l'éditeur officiel
[img] Libre accès au plein texte de ce document
Version officielle de l'éditeur
Conditions d'utilisation: Creative Commons: Attribution (CC BY)
Télécharger (463kB)
Afficher le résumé
Cacher le résumé

Abstract

Triple Modular Redundancy (TMR) is a common technique to protect memory elements for digital processing systems subject to radiation effects (such as in space, high-altitude, or near nuclear sources). This paper presents an approach to verify the correct implementation of TMR for the memory elements of a given netlist (i.e., a digital circuit specification) using heuristic analysis. The purpose is detecting any issues that might incur during the use of automatic tools for TMR insertion, optimization, place and route, etc. Our analysis does not require a testbench and can perform full, exhaustive coverage within less than an hour even for large designs. This is achieved by applying a divide et impera approach, splitting the circuit into smaller submodules without loss of generality, instead of applying formal verification to the whole netlist at once. The methodology has been applied to a production netlist of the LEON2-FT processor that had reported errors during radiation testing, successfully showing a number of unprotected memory elements, namely 351 flip-flops.

Mots clés

Single event effects, Triple Modular Redundancy, Verification

Sujet(s): 2700 Technologie de l'information > 2700 Technologie de l'information
2700 Technologie de l'information > 2719 Architecture d'ordinateur et conception
Département: Département de génie informatique et génie logiciel
URL de PolyPublie: https://publications.polymtl.ca/3617/
Titre de la revue: PeerJ Computer Science
Maison d'édition: PeerJ
DOI: 10.7717/peerj-cs.21
URL officielle: https://doi.org/10.7717/peerj-cs.21
Date du dépôt: 17 févr. 2020 11:14
Dernière modification: 15 mai 2023 17:22
Citer en APA 7: Beltrame, G. (2015). Triple Modular Redundancy verification via heuristic netlist analysis. PeerJ Computer Science. https://doi.org/10.7717/peerj-cs.21

Statistiques

Total des téléchargements à partir de PolyPublie

Téléchargements par année

Provenance des téléchargements

Dimensions

Actions réservées au personnel

Afficher document Afficher document