Monter d'un niveau |
Cardinal, C., Haccoun, D., & He, Y.-C. (mai 2006). Reduced-complexity convolutional self-doubly orthogonal codes for efficient iterative decoding [Communication écrite]. 63rd IEEE Vehicular Technology Conference (VTC 2006-Spring), Melbourne, Vic., Australia. Lien externe
Dubois, M., Savaria, Y., Haccoun, D., & Belanger, N. (2006). Low-power configurable and generic shift register hardware realisations for convolutional encoders and decoders. IEE Proceedings. Circuits, Devices and Systems, 153(3), 207-213. Lien externe
He, Y.-C., Haccoun, D., & Cardinal, C. (mai 2006). A parallel processing approach for fast iterative decoding of orthogonal convolutional codes [Communication écrite]. 63rd IEEE Vehicular Technology Conference (VTC 2006-Spring), Melbourne, Vic., Australia. Lien externe
He, Y.-C., Haccoun, D., & Cardinal, C. (2006). Parallel processing for fast iterative decoding of orthogonal convolutional codes. IEEE Communications Letters, 10(9), 664-666. Lien externe