Low-power configurable and generic shift register hardware realisations for convolutional encoders and decoders

M. Dubois, Yvon Savaria, David Haccoun and Normand Bélanger

Article (2006)

An external link is available for this item

Department:	Department of Electrical Engineering
PolyPublie URL:	https://publications.polymtl.ca/23148/
Journal Title:	IEE Proceedings. Circuits, Devices and Systems (vol. 153, no. 3)
Publisher:	IET
DOI:	10.1049/ip-cds:20045113
Official URL:	https://doi.org/10.1049/ip-cds%3a20045113
Date Deposited:	18 Apr 2023 15:17
Last Modified:	08 Apr 2025 02:11

Cite in APA 7:	Dubois, M., Savaria, Y., Haccoun, D., & Bélanger, N. (2006). Low-power configurable and generic shift register hardware realisations for convolutional encoders and decoders. IEE Proceedings. Circuits, Devices and Systems, 153(3), 207-213. https://doi.org/10.1049/ip-cds%3a20045113
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only