Calbaza, D. E., & Savaria, Y. (mai 1999). Jitter model of direct digital synthesis clock generators [Communication écrite]. IEEE International Symposium on Circuits and Systems (ISCAS 1999), Orlando, FL, USA. Lien externe