Dagenais, M., Gaiotti, S., & Rumin, N. (1992). Transistor-level estimation of worst-case delays in MOS VLSI circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 11(3), 384-395. Lien externe
