 | Monter d'un niveau |
Vinh, H. T., Audet, D., & Savaria, Y. (septembre 1993). Performance models for optimizing a hierarchical-bus multiprocessor architecture [Communication écrite]. Canadian Conference on Electrical and Computer Engineering (CCECE 1993), Vancouver, BC, Canada. Lien externe
