<  Back to the Polytechnique Montréal portal

Items where Author is "Trajkovic, Jelena"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Jump to: B | L | N | T
Number of items: 16.

B

Ben Cheikh, T. L., Nicolescu, G., Trajkovic, J., Bouchebaba, Y., & Paulin, P. (2014, June). Fast and accurate implementation of Canny edge detector on embedded many-core platform [Paper]. 12th IEEE International New Circuits and Systems Conference (NEWCAS 2014), Trois-Rivieres, QC, Canada. External link

L

Le Beux, S., Li, H., O'Connor, I., Cheshmi, K., Liu, X., Trajkovic, J., & Nicolescu, G. (2014, March). Chameleon: Channel efficient optical network-on-chip [Paper]. 17th Design, Automation and Test in Europe (DATE 2014), Dresden, Germany. External link

Le Beux, S., Li, H., Nicolescu, G., Trajkovic, J., & O'Connor, I. (2014). Optical crossbars on chip, a comparative study based on worst-case losses. Concurrency Computation Practice and Experience, 26(15), 2492-2503. External link

Le Beux, S., O'Connor, I., Li, Z., Letartre, X., Monat, C., Trajkovic, J., & Nicolescu, G. (2013, May). Potential and pitfalls of silicon photonics computing and interconnect [Paper]. IEEE International Symposium on Circuits and Systems (ISCAS 2013), Beijing, China. External link

Le Beux, S., Trajkovic, J., O'Connor, I., & Nicolescu, G. (2011, October). Layout guidelines for 3D architectures including Optical Ring Network-on-Chip (ORNoC) [Paper]. 19th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC 2011), Kowloon, Hong kong. External link

Le Beux, S., Trajkovic, J., O'Connor, I., Nicolescu, G., Bois, G., & Paulin, P. (2011, March). Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology [Paper]. 14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011), Grenoble, France. External link

Le Beux, S., Trajkovic, J., O'Connor, I., Nicolescu, G., Bois, G., & Paulin, P. (2010). Multi-optical network-on-chip for large scale MPSoC. IEEE Embedded Systems Letters, 2(3), 77-80. External link

N

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2018, May). DeEPeR: Enhancing performance and reliability in chip-Scale optical interconnection networks [Paper]. 28th Great Lakes Symposium on VLSI (GLSVLSI 2018), Chicago, IL. External link

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2016, May). An analytical study of process variations in silicon photonic integrated circuits [Paper]. Photonics North 2016, Québec City, Québec (2 pages). External link

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2016). Chip-scale silicon photonic interconnects: A formal study on fabrication non-uniformity. Journal of Lightwave Technology, 34(16), 3682-3695. External link

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2016, August). Enabling efficient tolerance analysis in silicon photonic integrated circuits [Abstract]. Progress in Electromagnetics Research Symposium (PIERS 2016), Shanghai, China. External link

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2016, March). Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects [Paper]. Design, Automation and Test in Europe Conference and Exhibition (DATE 2016), Dresden, Germany. External link

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2016, March). Photonic integrated circuits: a study on process variations [Paper]. Optical Fiber Communications Conference and Exhibition (OFC 2016), Piscataway, NJ, USA (3 pages). External link

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2015, November). Silicon photonic integrated circuits under process variations [Paper]. Asia Communications and Photonics Conference (ACPC 2015), Hong Kong. External link

T

Trajkovic, J., Abdi, S., Nicolescu, G., & Gajski, D. D. (2012). Automated generation of custom processor core from C code. Journal of Electrical and Computer Engineering, 2012, 1-26. Available

Trajkovic, J., & Gajski, D. D. (2010, June). Early performance-cost estimation of application-specific data path pipelining [Paper]. IEEE 8th Symposium on Application Specific Processors (SASP 2010), Anaheim, California. External link

List generated on: Sun May 26 16:01:32 2024 EDT