<  Retour au portail Polytechnique Montréal

Documents dont l'auteur est "Trajkovic, Jelena"

Monter d'un niveau
Pour citer ou exporter [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Grouper par: Auteurs ou autrices | Date de publication | Sous-type de document | Aucun groupement
Aller à : B | L | N | T
Nombre de documents: 16

B

Ben Cheikh, T. L., Nicolescu, G., Trajkovic, J., Bouchebaba, Y., & Paulin, P. (juin 2014). Fast and accurate implementation of Canny edge detector on embedded many-core platform [Communication écrite]. 12th IEEE International New Circuits and Systems Conference (NEWCAS 2014), Trois-Rivieres, QC, Canada. Lien externe

L

Le Beux, S., Li, H., O'Connor, I., Cheshmi, K., Liu, X., Trajkovic, J., & Nicolescu, G. (mars 2014). Chameleon: Channel efficient optical network-on-chip [Communication écrite]. 17th Design, Automation and Test in Europe (DATE 2014), Dresden, Germany. Lien externe

Le Beux, S., Li, H., Nicolescu, G., Trajkovic, J., & O'Connor, I. (2014). Optical crossbars on chip, a comparative study based on worst-case losses. Concurrency Computation Practice and Experience, 26(15), 2492-2503. Lien externe

Le Beux, S., O'Connor, I., Li, Z., Letartre, X., Monat, C., Trajkovic, J., & Nicolescu, G. (mai 2013). Potential and pitfalls of silicon photonics computing and interconnect [Communication écrite]. IEEE International Symposium on Circuits and Systems (ISCAS 2013), Beijing, China. Lien externe

Le Beux, S., Trajkovic, J., O'Connor, I., & Nicolescu, G. (octobre 2011). Layout guidelines for 3D architectures including Optical Ring Network-on-Chip (ORNoC) [Communication écrite]. 19th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC 2011), Kowloon, Hong kong. Lien externe

Le Beux, S., Trajkovic, J., O'Connor, I., Nicolescu, G., Bois, G., & Paulin, P. (mars 2011). Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology [Communication écrite]. 14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011), Grenoble, France. Lien externe

Le Beux, S., Trajkovic, J., O'Connor, I., Nicolescu, G., Bois, G., & Paulin, P. (2010). Multi-optical network-on-chip for large scale MPSoC. IEEE Embedded Systems Letters, 2(3), 77-80. Lien externe

N

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (mai 2018). DeEPeR: Enhancing performance and reliability in chip-Scale optical interconnection networks [Communication écrite]. 28th Great Lakes Symposium on VLSI (GLSVLSI 2018), Chicago, IL. Lien externe

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (mai 2016). An analytical study of process variations in silicon photonic integrated circuits [Communication écrite]. Photonics North 2016, Québec City, Québec (2 pages). Lien externe

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (2016). Chip-scale silicon photonic interconnects: A formal study on fabrication non-uniformity. Journal of Lightwave Technology, 34(16), 3682-3695. Lien externe

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (août 2016). Enabling efficient tolerance analysis in silicon photonic integrated circuits [Résumé]. Progress in Electromagnetics Research Symposium (PIERS 2016), Shanghai, China. Lien externe

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (mars 2016). Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects [Communication écrite]. Design, Automation and Test in Europe Conference and Exhibition (DATE 2016), Dresden, Germany. Lien externe

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (mars 2016). Photonic integrated circuits: a study on process variations [Communication écrite]. Optical Fiber Communications Conference and Exhibition (OFC 2016), Piscataway, NJ, USA (3 pages). Lien externe

Nikdast, M., Nicolescu, G., Trajkovic, J., & Liboiron-Ladouceur, O. (novembre 2015). Silicon photonic integrated circuits under process variations [Communication écrite]. Asia Communications and Photonics Conference (ACPC 2015), Hong Kong. Lien externe

T

Trajkovic, J., Abdi, S., Nicolescu, G., & Gajski, D. D. (2012). Automated generation of custom processor core from C code. Journal of Electrical and Computer Engineering, 2012, 1-26. Disponible

Trajkovic, J., & Gajski, D. D. (juin 2010). Early performance-cost estimation of application-specific data path pipelining [Communication écrite]. IEEE 8th Symposium on Application Specific Processors (SASP 2010), Anaheim, California. Lien externe

Liste produite: Thu Nov 21 04:07:48 2024 EST.