Sanchez Correa, R. (2017). Implementation of Ultra-Low Latency and High-Speed Communication Channels for an FPGA-Based HPC Cluster [Master's thesis, École Polytechnique de Montréal]. Available