Documents dont l'auteur est "Mashreghi-Moghadam, Parisa"

M

Mashreghi-Moghadam, P., Ould-Bachir, T., & Savaria, Y. An Area-efficient Memory-based Architecture for P4-programmable Streaming Parsers in FPGAs [Communication écrite]. 2023 IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, CA, USA (5 pages). Lien externe

Mashreghi-Moghadam, P., Ould-Bachir, T., & Savaria, Y. (mai 2022). A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing [Communication écrite]. IEEE International Symposium on Circuits and Systems (ISCAS 2022), Austin, TX, USA. Lien externe