Up a level |
This graph maps the connections between all the collaborators of {}'s publications listed on this page.
Each link represents a collaboration on the same publication. The thickness of the link represents the number of collaborations.
Use the mouse wheel or scroll gestures to zoom into the graph.
You can click on the nodes and links to highlight them and move the nodes by dragging them.
Hold down the "Ctrl" key or the "⌘" key while clicking on the nodes to open the list of this person's publications.
Gémieux, M. (2020). Architecture matérielle logicielle pour l'exécution à latence réduite d'applications de télécommunications émergentes sur centre de données [Ph.D. thesis, Polytechnique Montréal]. Available
Gémieux, M., Savaria, Y., David, J. P., & Zhu, G. (2017, May). A cache-coherent heterogeneous architecture for low latency real time applications [Paper]. 20th IEEE International Symposium on Real-Time Distributed Computing (ISORC 2017), Toronto, ON, Canada. External link
Gémieux, M., Savaria, Y., Zhu, G., & Frigon, J.-F. (2016, June). Towards LTE physical layer virtualization on a COTS multicore platform with efficient scheduling [Paper]. 14th IEEE International New Circuits and Systems Conference (NEWCAS 2016), Vancouver, Canada (4 pages). External link
Gémieux, M. (2015). Analyse de faisabilité de l'implantation d'un protocole de communication sur processeur multicoeurs [Master's thesis, École Polytechnique de Montréal]. Available