A cache-coherent heterogeneous architecture for low latency real time applications

Michel Gémieux, Yvon Savaria, Jean Pierre David and Guchuan Zhu

Paper (2017)

An external link is available for this item

Department:	Department of Electrical Engineering
ISBN:	9781538615744
PolyPublie URL:	https://publications.polymtl.ca/38021/
Conference Title:	20th IEEE International Symposium on Real-Time Distributed Computing (ISORC 2017)
Conference Location:	Toronto, ON, Canada
Conference Date(s):	2017-05-16 - 2017-05-18
Publisher:	IEEE
DOI:	10.1109/isorc.2017.1
Official URL:	https://doi.org/10.1109/isorc.2017.1
Date Deposited:	18 Apr 2023 15:04
Last Modified:	08 Apr 2025 12:22

Cite in APA 7:	Gémieux, M., Savaria, Y., David, J. P., & Zhu, G. (2017, May). A cache-coherent heterogeneous architecture for low latency real time applications [Paper]. 20th IEEE International Symposium on Real-Time Distributed Computing (ISORC 2017), Toronto, ON, Canada. https://doi.org/10.1109/isorc.2017.1
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only