Up a level |
Bois, G., Moss, L., Filion, L., & Fontaine, S. (2010). Codesign experiences based on a virtual platform. In Bailey, B., & Martin, G. (eds.), ESL models and their application : electronic system level design and verification practice (pp. 273-309). External link
Fontaine, S. (2008). Conception et réalisation d'un outil d'exploration architecturale de la hiérarchie de mémoire d'un système sur puce afin d'optimiser la performance de la plateforme logicielle [Master's thesis, École Polytechnique de Montréal]. Available
Fontaine, S., Filion, L., & Bois, G. (2008, September). Exploring ISS abstractions for embedded software design [Paper]. 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD 2008). External link