 | Monter d'un niveau |
Belabbes, N., Guterman, A., Savaria, Y., & Dagenais, M. (mai 1992). Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays [Communication écrite]. IEEE International Symposium on Circuits and Systems (ISCAS 1992), San Diego, CA, United states. Lien externe
Sokolowska, E., Fortin, G., Belabbes, N., Gagnon, M., Roy, C., & Kaminska, B. (octobre 1997). Bidirectional analog 8 & times; 8 switch matrix with large input signal and over 1 GHz bandwidth [Communication écrite]. 1997 19th Annual IEEE Gallium Arsenide Integrated Circuit Symposium, Anaheim, CA, USA. Lien externe
