Fabien Portas, Guy Bois and Yvon Savaria
Paper (2024)
An external link is available for this item| Department: |
Department of Computer Engineering and Software Engineering Department of Electrical Engineering |
|---|---|
| ISBN: | 9798350361759 |
| PolyPublie URL: | https://publications.polymtl.ca/59507/ |
| Conference Title: | 22nd IEEE Interregional NEWCAS Conference (NEWCAS 2024) |
| Conference Location: | Sherbrooke, QC, Canada |
| Conference Date(s): | 2024-06-16 - 2024-06-19 |
| Publisher: | IEEE |
| DOI: | 10.1109/newcas58973.2024.10666303 |
| Official URL: | https://doi.org/10.1109/newcas58973.2024.10666303 |
| Date Deposited: | 29 Oct 2024 13:18 |
| Last Modified: | 29 Oct 2024 13:18 |
| Cite in APA 7: | Portas, F., Bois, G., & Savaria, Y. (2024, June). CoChrono: A Unified Hardware/Software Performance Analysis Tool for SoC-FPGA Codesign [Paper]. 22nd IEEE Interregional NEWCAS Conference (NEWCAS 2024), Sherbrooke, QC, Canada. https://doi.org/10.1109/newcas58973.2024.10666303 |
|---|---|
Statistics
Dimensions
