<  Back to the Polytechnique Montréal portal

Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA

Jérémy Nadal and Amer Baghdadi

Article (2021)

An external link is available for this item
Department: Department of Electrical Engineering
PolyPublie URL: https://publications.polymtl.ca/48059/
Journal Title: IEEE Transactions on Very Large Scale Integration (VLSI) Systems (vol. 29, no. 6)
Publisher: IEEE
DOI: 10.1109/tvlsi.2021.3072866
Official URL: https://doi.org/10.1109/tvlsi.2021.3072866
Date Deposited: 18 Apr 2023 15:00
Last Modified: 25 Sep 2024 16:37
Cite in APA 7: Nadal, J., & Baghdadi, A. (2021). Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 29(6), 1141-1151. https://doi.org/10.1109/tvlsi.2021.3072866

Statistics

Dimensions

Repository Staff Only

View Item View Item