Reducing register and phase requirements for synchronous circuits derived using software pipelining techniques

Noureddine Chabini, E. M. Aboulhamid and Yvon Savaria

Paper (2001)

An external link is available for this item

Department:	Department of Electrical Engineering
ISBN:	0769510566
PolyPublie URL:	https://publications.polymtl.ca/35537/
Conference Title:	IEEE Computer Society Workshop on VLSI (WVLSI 2001)
Conference Location:	Orlando, FL, United states
Conference Date(s):	2001-04-19 - 2001-04-20
Publisher:	IEEE
DOI:	10.1109/iwv.2001.923142
Official URL:	https://doi.org/10.1109/iwv.2001.923142
Date Deposited:	18 Apr 2023 15:21
Last Modified:	08 Apr 2025 06:57

Cite in APA 7:	Chabini, N., Aboulhamid, E. M., & Savaria, Y. (2001, April). Reducing register and phase requirements for synchronous circuits derived using software pipelining techniques [Paper]. IEEE Computer Society Workshop on VLSI (WVLSI 2001), Orlando, FL, United states. https://doi.org/10.1109/iwv.2001.923142
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only