D. Audet, Yvon Savaria
and N. Arel
Paper (1994)
An external link is available for this item
| Additional Information: | Nom historique du département: Département de génie électrique et de génie informatique |
|---|---|
| Department: |
Department of Electrical Engineering Department of Computer Engineering and Software Engineering |
| PolyPublie URL: | https://publications.polymtl.ca/33591/ |
| Conference Title: | 6th Annual IEEE International Conference on Wafer Scale Integration |
| Conference Location: | San Francisco, California |
| Conference Date(s): | 1994-01-01 - 1994-12-31 |
| Publisher: | IEEE |
| DOI: | 10.1109/icwsi.1994.291248 |
| Official URL: | https://doi.org/10.1109/icwsi.1994.291248 |
| Date Deposited: | 18 Apr 2023 15:25 |
| Last Modified: | 25 Sep 2024 16:16 |
| Cite in APA 7: | Audet, D., Savaria, Y., & Arel, N. (1994, January). Architectural approach for increasing clock frequency and communication speed in monolithic-WSI systems [Paper]. 6th Annual IEEE International Conference on Wafer Scale Integration, San Francisco, California. https://doi.org/10.1109/icwsi.1994.291248 |
|---|---|
Statistics
Dimensions
Repository Staff Only
|
View Item |
