D. Audet and Yvon Savaria
Paper (1995)
An external link is available for this item
| Additional Information: | Nom historique du département: Département de génie électrique et de génie informatique |
|---|---|
| Department: |
Department of Electrical Engineering Department of Computer Engineering and Software Engineering |
| PolyPublie URL: | https://publications.polymtl.ca/32624/ |
| Conference Title: | 7th IEEE Annual International Conference on Wafer Scale Integration |
| Conference Location: | San Francisco, Ca, USA |
| Publisher: | Institute of Electrical and Electronics Engineers |
| DOI: | 10.1109/icwsi.1995.515460 |
| Official URL: | https://doi.org/10.1109/icwsi.1995.515460 |
| Date Deposited: | 18 Apr 2023 15:24 |
| Last Modified: | 25 Sep 2024 16:15 |
| Cite in APA 7: | Audet, D., & Savaria, Y. High-speed interconnections using true single-phase clocking [Paper]. 7th IEEE Annual International Conference on Wafer Scale Integration, San Francisco, Ca, USA. https://doi.org/10.1109/icwsi.1995.515460 |
|---|---|
Statistics
Dimensions
Repository Staff Only
|
View Item |
