<  Back to the Polytechnique Montréal portal

A practical approach to model long MIS interconnects in VLSI circuits

Zhong-Fang Jin, Jean-Jacques Laurin and Yvon Savaria

Article (2002)

An external link is available for this item
Department: Department of Electrical Engineering
Research Center: POLY-GRAMES - Advanced Research Centre in Microwaves and Space Electronics
PolyPublie URL: https://publications.polymtl.ca/26551/
Journal Title: IEEE Transactions on Very Large Scale Integration (VLSI) Systems (vol. 10, no. 4)
Publisher: IEEE
DOI: 10.1109/tvlsi.2002.800520
Official URL: https://doi.org/10.1109/tvlsi.2002.800520
Date Deposited: 18 Apr 2023 15:20
Last Modified: 05 Apr 2024 11:13
Cite in APA 7: Jin, Z.-F., Laurin, J.-J., & Savaria, Y. (2002). A practical approach to model long MIS interconnects in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(4), 494-507. https://doi.org/10.1109/tvlsi.2002.800520

Statistics

Dimensions

Repository Staff Only

View Item View Item