Iterative design method for video processors based on an architecture design language and its application to ELA deinterlacing

Gérard-Armand Bouyela Ngoyi, J. M. Pierre Langlois and Yvon Savaria

Paper (2008)

An external link is available for this item

Department:	Department of Electrical Engineering Department of Computer Engineering and Software Engineering
Research Center:	GR2M - Microelectronics and Microsystems Research Group
PolyPublie URL:	https://publications.polymtl.ca/20407/
Conference Title:	Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2008)
Conference Date(s):	2008-06-22 - 2008-06-25
Publisher:	IEEE
DOI:	10.1109/newcas.2008.4606315
Official URL:	https://doi.org/10.1109/newcas.2008.4606315
Date Deposited:	18 Apr 2023 15:16
Last Modified:	23 Aug 2024 16:19

Cite in APA 7:	Bouyela Ngoyi, G.-A., Langlois, J. M. P., & Savaria, Y. (2008, June). Iterative design method for video processors based on an architecture design language and its application to ELA deinterlacing [Paper]. Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA 2008). https://doi.org/10.1109/newcas.2008.4606315
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Répertoire des publications (EndNote)Simple Metadata

Statistics

Repository Staff Only