 | Monter d'un niveau |
Boyer, F.-R., Aboulhamid, E. M., & Savaria, Y. (août 2001). Minimizing sensitivity to clock skew variations using level sensitive latches [Communication écrite]. 15th European Conference on Circuit Theory and Design (ECCTD 2001), Espoo, Finland. Non disponible
Chabini, N., Aboulhamid, E. M., & Savaria, Y. (août 2001). Efficient Methods for Reducing Register and Phase Requirements for Synchronous Circuits Derived Using Software Pipelining Techniques [Communication écrite]. European Conference on Circuit Theory and Design (ECCTD 2001), Espoo, Finland. Non disponible
