<  Retour au portail Polytechnique Montréal

Documents dont l'auteur est "Sciuto, Donatella"

Monter d'un niveau
Pour citer ou exporter [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Grouper par: Auteurs ou autrices | Date de publication | Sous-type de document | Aucun groupement
Nombre de documents: 12

Article de revue

Beltrame, G., Fossati, L., & Sciuto, D. (2010). Decision-theoretic design space exploration of multiprocessor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(7), 1083-1095. Lien externe

Beltrame, G., Fossati, L., & Sciuto, D. (2009). ReSP: a nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(12), 1857-69. Lien externe

Beltrame, G., Sciuto, D., & Silvano, C. (2007). Multi-Accuracy Power and Performance Transaction-Level Modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(10), 1830-1842. Lien externe

Communication écrite

Panerati, J., Sironi, F., Carminati, M., Maggio, M., Beltrame, G., Gmytrasiewicz, P. J., Sciuto, D., & Santambrogio, M. D. (juin 2013). On self-adaptive resource allocation through reinforcement learning [Communication écrite]. 2013 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2013, Turin, Italy. Lien externe

Beltrame, G., Fossati, L., & Sciuto, D. (avril 2009). A real-time application design methodology for MPSoCs [Communication écrite]. Design, Automation & Test in Europe Conference & Exhibition (DATE 2009), Nice, France. Lien externe

Beltrame, G., Fossati, L., & Sciuto, D. (juin 2008). High-Level Modeling and Exploration of Reconfigurable MPSoCs [Communication écrite]. NASA/ESA Conference on Adaptive Hardware and Systems (2008 AHS), Noordwijk, Netherlands. Lien externe

Beltrame, G., Brandolese, C., Fornaciari, W., Salice, F., Sciuto, D., & Trianni, V. (octobre 2002). Modeling assembly instruction timing in superscalar architectures [Communication écrite]. 15th international symposium on System Synthesis (ISSS 2002), Kyoto, Japan. Lien externe

Beltrame, G., Brandolese, C., Fornaciari, W., Salice, F., Sciuto, D., & Trianni, V. (novembre 2001). An assembly-level execution-time model for pipelined architectures [Communication écrite]. International Conference on Computer Aided Design (ICCAD 2001), San Jose, CA, USA. Lien externe

Beltrame, G., Brandolese, C., Fornaciari, W., Salice, F., Sciuto, D., & Trianni, V. (septembre 2001). Dynamic modeling of inter-instruction effects for execution time estimation [Communication écrite]. 14th International Symposium on System Synthesis (ISSS 2001), Montréal, Québec. Lien externe

Chapitre de livre

Panerati, J., Sciuto, D., & Beltrame, G. (2017). Optimization strategies in design space exploration. Dans Ha, S., & Teich, J. (édit.), Handbook of Hardware/Software Codesign (p. 189-216). Lien externe

Panerati, J., Sciuto, D., & Beltrame, G. (2016). Optimization Strategies in Design Space Exploration. Dans Ha, S., & Teich, J. (édit.), Handbook of Hardware/Software Codesign (p. 1-29). Lien externe

Bettarelli, F., Ciavattini, E., Lattanzi, A., Beltrame, G., Ferrandi, F., Fossati, L., Pilato, C., Sciuto, D., Meeuws, R. J., Ostadzadeh, S. A., Nawaz, Z., Lu, Y., Marconi, T., Sabeghi, M., Mihai Sima, V., & Sigdel, K. (2011). Extensions of the hArtes Tool Chain. Dans Hardware/Software Co-design for Heterogeneous Multi-core Platforms (p. 193-229). Lien externe

Liste produite: Wed May 6 05:13:06 2026 EDT.