<  Retour au portail Polytechnique Montréal

Documents dont l'auteur est "Lyonnard, Damien"

Monter d'un niveau
Pour citer ou exporter [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Nombre de documents: 9

Beltrame, G., Sciuto, D., Silvano, C., Lyonnard, D., & Pilkington, C. (mars 2006). Exploiting TLM and Object Introspection for System-Level Simulation [Communication écrite]. Design, Automation and Test in Europe Conference and Exhibition (DATE 2006), Munich, Germany (6 pages). Lien externe

Paulin, P. G., Pilkington, C., Langevin, M., Bensoudane, E., Lyonnard, D., Benny, O., Lavigueur, B., Lo, D., Beltrame, G., Gagné, V., & Nicolescu, G. (2006). Parallel Programming Models for a Multiprocessor Soc Platform Applied to Networking and Multimedia. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7), 667-680. Lien externe

Bensoudane, E., Nicolescu, G., Paulin, P., Langevin, M., Pilkington, C., & Lyonnard, D. (2005). A Multiprocessor SoC Platform and Tools for Communications Applications. Dans Zurawski, R. (édit.), Embedded Systems Handbook (1ère éd., 26-1-26-33). Lien externe

Jerraya, A.-A., Baghdadi, A., Cesario, W. O., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., & Yoo, S. (2002). Application-specific multiprocessor Systems-on-Chip. Microelectronics Journal, 33(11), 891-898. Lien externe

Cesario, W. O., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.-A., Gauthier, L., & Diaz-Nava, M. (2002). Multiprocessor SoC platforms: a component-based design approach. IEEE Design & Test of Computers, 19(6), 52-63. Lien externe

Cesario, W. O., Baghdadi, A., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.-A., & Diaz-Nava, M. (juin 2002). Component-based design approach for multicore SoCs [Communication écrite]. 39th annual Design Automation Conference (DAC 2002), New Orleans, LA, USA. Publié dans Proceedings - ACM IEEE Design Automation Conference. Lien externe

Cesario, W. O., Nicolescu, G., Gauthier, L., Lyonnard, D., & Jerraya, A.-A. (2001). Colif: A design representation for application-specific multiprocessor SOCs. IEEE Design & Test of Computers, 18(5), 8-20. Lien externe

Cesario, W. O., Nicolescu, G., Gauthier, L., Lyonnard, D., & Jerraya, A.-A. (juin 2001). Colif: A multilevel design representation for application-specific multiprocessor system-on-chip design [Communication écrite]. International Workshop on Rapid System Prototyping (RSP 2001), Monterey, CA, USA. Lien externe

Yoo, S., Nicolescu, G., Lyonnard, D., Baghdadi, A., & Jerraya, A.-A. (avril 2001). A generic wrapper architecture for multi-processor SoC cosimulation and design [Communication écrite]. 9th international symposium on Hardware/software codesign (CODES 2021), Copenhagen, Denmark. Lien externe

Liste produite: Tue Jun 16 05:41:20 2026 EDT.